

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI**  
**Scheme of Teaching and Examination 2018 – 19**  
**Outcome Based Education(OBE) and Choice Based Credit System (CBCS)**  
**(Effective from the academic year 2018 – 19)**

**VII SEMESTER**

Sl. No	Course and Course code		Course Title	Teaching Department	Teaching Hours /Week			Examination			Credits	
					Theory Lecture	Tutorial	Practical/ Drawing	Duration in hours	CIE Marks	SEE Marks		Total Marks
					L	T	P					
1	PCC	18EC71	Computer Networks		3	--	--	03	40	60	100	3
2	PCC	18EC72	VLSI Design		3	--	--	03	40	60	100	3
3	PEC	18XX73X	Professional Elective - 2		3	--	--	03	40	60	100	3
4	PEC	18XX74X	Professional Elective - 3		3	--	--	03	40	60	100	3
5	OEC	18XX75X	Open Elective -B		3	--	--	03	40	60	100	3
6	PCC	18ECL76	Computer Networks Lab		--	2	2	03	40	60	100	2
7	PCC	18ECL77	VLSI Laboratory		--	2	2	03	40	60	100	2
8	Project	18ECP78	Project Work Phase - 1		--	--	2	--	100	--	100	1
9	Internship	--	Internship	(If not completed during the vacation of VI and VII semesters, it shall be carried out during the vacation of VII and VIII semesters )								
<b>TOTAL</b>					<b>15</b>	<b>4</b>	<b>6</b>	<b>21</b>	<b>380</b>	<b>420</b>	<b>800</b>	<b>20</b>

**Note:** PCC: Professional core, PEC: Professional Elective.

**Professional Elective - 2**

Course code under 18XX73X	Course Title
18EC731	Real Time System
18EC732	Satellite Communication
18EC733	Digital Image Processing
18EC734	Data Structures using C++
18EC735	DSP Algorithms & Architecture

**Professional Electives - 3**

Course code under 18XX74X	Course Title
18EC741	IOT & Wireless Sensor Networks
18EC742	Automotive Electronics
18EC743	Multimedia Communication
18EC744	Cryptography
18EC745	Machine Learning

**Open Elective –B**

(i) 18EC751 Communication Theory      (ii) 18EC752 Neural Networks

Students can select any one of the open electives offered by other Departments except those that are offered by the parent Department (Please refer to the list of open electives under 18XX75X).

Selection of an open elective shall not be allowed if,

- The candidate has studied the same course during the previous semesters of the programme.
- The syllabus content of open elective is similar to that of the Departmental core courses or professional electives.
- A similar course, under any category, is prescribed in the higher semesters of the programme.

Registration to electives shall be documented under the guidance of Programme Coordinator/ Advisor/Mentor.

**Project work:**

Based on the ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary project can be assigned to an individual student or to a group having not more than 4 students. In extraordinary cases, like the funded projects requiring students from different disciplines, the project student strength can be 5 or 6.

**CIE procedure for Project Work Phase - 1:**

**(i) Single discipline:** The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide.

The CIE marks awarded for the project work phase -1, shall be based on the evaluation of the project work phase -1 Report (covering Literature Survey, Problem identification, Objectives and Methodology), project presentation skill and question and answer session in the ratio 50:25:25. The marks awarded for the Project report shall be the same for all the batch mates.

**(ii) Interdisciplinary:** Continuous Internal Evaluation shall be group wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable.

The CIE marks awarded for the project work phase -1, shall be based on the evaluation of project work phase -1 Report, project presentation skill and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

**Internship:** All the students admitted to III year of BE/B.Tech shall have to undergo mandatory internship of 4 weeks during the vacation of VI and VII semesters and /or VII and VIII semesters. A University examination shall be conducted during VIII semester and the prescribed credit shall be included in VIII semester. Internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take-up/complete the internship shall be declared fail and shall have to complete during subsequent University examination after satisfying the internship requirements.

**AICTE activity Points:** In case students fail to earn the prescribed activity Points, Eighth semester Grade Card shall be issued only after earning the required activity Points. Students shall be admitted for the award of degree only after the release of the Eighth semester Grade Card.

**BE 2018 Scheme Seventh Semester EC Syllabus**

<b>COMPUTER NETWORKS</b>			
<b>B.E., VII Semester, Electronics &amp; Communication Engineering</b>			
[As per Choice Based Credit System (CBCS) scheme]			
<b>Course Code</b>	<b>18EC71</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>3</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours / Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 03</b>			
<p><b>Course Objectives:</b> This course will enable students to:</p> <ul style="list-style-type: none"> <li>• Understand the layering architecture of OSI reference model and TCP/IP protocol suite.</li> <li>• Understand the protocols associated with each layer.</li> <li>• Learn the different networking architectures and their representations.</li> <li>• Learn the functions and services associated with each layer.</li> </ul>			
<b>Module-1</b>			<b>RBT Level</b>
<p><b>Introduction:</b> Data communication: Components, Data representation, Data flow, Networks: Network criteria, Physical Structures, Network types: LAN, WAN, Switching, The Internet. <b>(1.1, 1.2, 1.3(1.3.1 to 1.3.4 of Text)).</b></p> <p><b>Network Models:</b> Protocol Layering: Scenarios, Principles, Logical Connections, TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP. <b>(2.1, 2.2, 2.3 of Text)</b></p>			<b>L1, L2</b>
<b>Module-2</b>			
<p><b>Data-Link Layer:</b> Introduction: Nodes and Links, Services, Two Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP. Data Link Control (DLC) services: Framing, Flow and Error Control, Data Link Layer Protocols: Simple Protocol, Stop and Wait protocol, Piggybacking. <b>(9.1, 9.2 (9.2.1, 9.2.2), 11.1, 11.2 of Text)</b></p> <p><b>Media Access Control:</b> Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA. <b>(12.1 of Text).</b></p> <p><b>Wired and Wireless LANs:</b> Ethernet Protocol, Standard Ethernet. Introduction to wireless LAN: Architectural Comparison, Characteristics, Access Control. <b>(13.1, 13.2(13.2.1 to 13.2.5), 15.1 of Text)</b></p>			<b>L1,L2, L3</b>
<b>Module-3</b>			
<p><b>Network Layer:</b> Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other services, Packet Switching: Datagram Approach, Virtual Circuit Approach, IPV4 Addresses: Address Space, Classful Addressing, Classless Addressing, DHCP, Network Address Resolution, Forwarding of IP Packets: Based on destination Address and Label. <b>(18.1, 18.2, 18.4, 18.5.1, 18.5.2 of Text)</b></p> <p><b>Network Layer Protocols:</b> Internet Protocol (IP): Datagram Format, Fragmentation, Options, Security of IPv4 Datagrams. <b>(19.1 of Text).</b></p>			<b>L1,L2, L3</b>

<p><b>Unicast Routing:</b> Introduction, Routing Algorithms: Distance Vector Routing, Link State Routing, Path vector routing. <b>(20.1, 20.2 of Text)</b></p>	
<p><b>Module-4</b></p>	
<p><b>Transport Layer:</b> Introduction: Transport Layer Services, Connectionless and Connection oriented Protocols, Transport Layer Protocols: Simple protocol, Stop and wait protocol, Go-Back-N Protocol, Selective repeat protocol. <b>(23.1, 23.2.1, 23.2.2, 23.2.3, 23.2.4 of Text)</b></p> <p><b>Transport-Layer Protocols in the Internet:</b>  User Datagram Protocol: User Datagram, UDP Services, UDP Applications, Transmission Control Protocol: TCP Services, TCP Features, Segment, Connection, State Transition diagram, Windows in TCP, Flow control, Error control, TCP congestion control.  <b>(24.2, 24.3.1, 24.3.2, 24.3.3, 24.3.4, 24.3.5, 24.3.6, 24.3.7, 24.3.8, 24.3.9 of Text)</b></p>	<p><b>L1,L2, L3</b></p>
<p><b>Module-5</b></p>	
<p><b>Application Layer:</b> Introduction: providing services, Application- layer paradigms, Standard Client –Server Protocols: World wide web, Hyper Text Transfer Protocol, FTP: Two connections, Control Connection, Data Connection, Electronic Mail: Architecture, Web Based Mail, Telnet: Local versus remote logging. Domain Name system: Name space, DNS in internet, Resolution, DNS Messages, Registrars, DDNS, security of DNS. <b>(25.1, 26.1, 26.2, 26.3, 26.4, 26.6 of Text)</b></p>	<p><b>L1, L2</b></p>
<p><b>Course Outcomes:</b> At the end of the course, the students will be able to:</p> <ul style="list-style-type: none"> <li>• Understand the concepts of networking thoroughly</li> <li>• Identify the protocols and services of different layers.</li> <li>• Distinguish the basic network configurations and standards associated with each network.</li> <li>• Analyze a simple network and measurement of its parameters.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	
<p><b>TEXT BOOK:</b>  Forouzan, “Data Communications and Networking” , 5<sup>th</sup> Edition, McGraw Hill, 2013, ISBN: 1-25-906475-3.</p>	
<p><b>REFERENCE BOOKS:</b></p> <ol style="list-style-type: none"> <li>1. James J Kurose, Keith W Ross, Computer Networks, , Pearson Education.</li> <li>2. Wayarles Tomasi , Introduction to Data Communication and Networking, Pearson Education.</li> <li>3. Andrew Tanenbaum, “Computer networks”, Prentice Hall.</li> <li>4. William Stallings, “Data and computer communications”, Prentice Hall,</li> </ol>	

**VLSI DESIGN**  
**SEMESTER – VII EC**

**[As per Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC72</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours / Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 03</b>			
<p><b>Course Objectives:</b> The objectives of the course is to enable students to:</p> <ul style="list-style-type: none"> <li>• Impart knowledge of MOS transistor theory and CMOS technologies</li> <li>• Learn the operation principles and analysis of inverter circuits.</li> <li>• Design Combinational, sequential and dynamic logic circuits as per the requirements</li> <li>• Infer the operation of Semiconductors Memory circuits.</li> <li>• Demonstrate the concepts of CMOS testing</li> </ul>			
<b>Module-1</b>			<b>RBT Level</b>
<p><b>Introduction:</b> A Brief History, MOS Transistors, CMOS Logic (1.1 to 1.4 of TEXT 2)  <b>MOS Transistor Theory:</b> Introduction, Long-channel I-V Characteristics, Non-ideal I-V Effects, DC Transfer Characteristics (2.1, 2.2, 2.4 and 2.5 of TEXT 2).</p>			<b>L1, L2</b>
<b>Module-2</b>			
<p><b>Fabrication:</b> CMOS Fabrication and Layout, VLSI Design Flow, Introduction, CMOS Technologies, Layout Design Rules, (1.5 and 3.1 to 3.3 of TEXT 2).  MOSFET Scaling and Small-Geometry Effects, MOSFET Capacitances (3.5 to 3.6 of TEXT 1)</p>			<b>L1, L2,</b>
<b>Module-3</b>			
<p><b>Delay:</b> Introduction, Transient Response, RC Delay Model, Linear Delay Model, Logical Efforts of Paths (4.1 to 4.5 of TEXT 2, except subsections 4.3.7, 4.4.5, 4.4.6, 4.5.5 and 4.5.6).  <b>Combinational Circuit Design:</b> Introduction, Circuit families (9.1 to 9.2 of TEXT 2, except subsection 9.2.4).</p>			<b>L1, L2, L3</b>
<b>Module-4</b>			
<p><b>Sequential Circuit Design:</b> Introduction, Circuit Design for Latches and Flip-Flops (10.1 and 10.3.1 to 10.3.4 of TEXT 2)  <b>Dynamic Logic Circuits:</b> Introduction, Basic Principles of Pass Transistor Circuits, Synchronous Dynamic Circuit Techniques, Dynamic CMOS Circuit Techniques (9.1, 9.2, 9.4 to 9.5 of TEXT 1)</p>			<b>L1, L2, L3</b>
<b>Module-5</b>			
<p><b>Semiconductor Memories:</b> Introduction, Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM), (10.1 to 10.3 of TEXT 1)  <b>Testing and Verification:</b> Introduction, Logic Verification Principles, Manufacturing Test Principles, Design for testability (15.1, 15.3, 15.5 15.6.1 to 15.6.3 of TEXT 2).</p>			<b>L1, L2</b>

**Course outcomes:** At the end of the course, the students will be able to:

- Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling.
- Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects.
- Demonstrate ability to design Combinational, sequential and dynamic logic circuits as per the requirements
- Interpret Memory elements along with timing considerations
- Interpret testing and testability issues in VLSI Design

**Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

**TEXT BOOKS:**

1. “CMOS Digital Integrated Circuits: Analysis and Design” - **Sung Mo Kang & Yosuf Leblebici**, Third Edition, Tata McGraw-Hill.
2. “**CMOS VLSI Design- A Circuits and Systems Perspective**”- Neil H. E. Weste, and David Money Harris 4<sup>th</sup> Edition, Pearson Education.

**REFERENCE BOOKS:**

1. Adel Sedra and K. C. Smith, “Microelectronics Circuits Theory and Applications”, 6<sup>th</sup> or 7<sup>th</sup> Edition, Oxford University Press, International Version, 2009.
2. Douglas A Pucknell & Kamran Eshragian, “Basic VLSI Design”, PHI 3rd Edition, (original Edition – 1994).
3. Behzad Razavi, “Design of Analog CMOS Integrated Circuits”, TMH, 2007.

## Professional Elective – 2

<b>REAL TIME SYSTEM</b>			
<b>SEMESTER – VII (EC/TC)</b>			
<b>[As per Choice Based Credit System (CBCS) scheme]</b>			
<b>Course Code</b>	<b>18EC731</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours per Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>Credits – 03</b>			
<p><b>Course Objectives:</b> This Course will enable students to:</p> <ul style="list-style-type: none"> <li>• Understand the fundamentals of Real-time systems and its classifications.</li> <li>• Describe the concepts of computer control and hardware components for Real-Time Application.</li> <li>• Discuss the languages to develop software for Real-Time Applications.</li> <li>• Explain the concepts of operating system and RTS development methodologies.</li> </ul>			
<b>Module-1</b>			<b>RBT Levels</b>
<p><b>Introduction to Real-Time Systems:</b> Historical background, Elements of a Computer Control System, RTS- Definition, Classification of Real-time Systems, Time Constraints, Classification of Programs.</p> <p><b>Concepts of Computer Control:</b> Introduction, Sequence Control, Loop Control, Supervisory Control, Centralized Computer Control, Hierarchical Systems. <b>(Text: 1.1 to 1.6 and 2.1 to 2.6)</b></p>			<b>L1, L2</b>
<b>Module-2</b>			
<p><b>Computer Hardware Requirements for Real-Time Applications:</b> Introduction, General Purpose Computer, Single Chip Microcomputers and Microcontrollers, Specialized Processors, Process-Related Interfaces, Data Transfer Techniques, Communications, Standard Interface. <b>(Text: 3.1 to 3.8).</b></p>			<b>L1, L2</b>
<b>Module-3</b>			
<p><b>Languages for Real-Time Applications:</b> Introduction, Syntax Layout and Readability, Declaration and Initialization of Variables and Constants, Cutlass, Modularity and Variables, Compilation of Modular Programs, Data types, Control Structures, Exception Handling, Low-level facilities, Co-routines, Interrupts and Device Handling, Concurrency, Real-Time Support, Overview of Real-Time Languages. <b>(Text: 5.1 to 5.14).</b></p>			<b>L1,L2, L3</b>
<b>Module-4</b>			
<p><b>Operating Systems:</b> Introduction, Real-Time Multi-Tasking OS, Scheduling Strategies, Priority Structures, Task Management, Scheduler and Real-Time Clock Interrupt Handler, Memory Management, Code Sharing, Resource Control, Task Co-Operation and Communication, Mutual Exclusion. <b>(Text: 6.1 to 6.11).</b></p>			<b>L1, L2</b>
<b>Module-5</b>			
<p><b>Design of RTS – General Introduction:</b> Introduction, Specification</p>			<b>L1, L2, L3</b>

Document, Preliminary Design, Single-Program Approach, Foreground/Background System.

**RTS Development Methodologies:** Introduction, Yourdon Methodology, Ward and Mellor Method, Hatley and Pirbhai Method.

**(Text: 7.1 to 7.5 and 8.1, 8.2, 8.4, 8.5).**

**Course Outcomes:** At the end of the course, students should be able to:

- Explain the fundamentals of Real time systems and its classifications.
- Understand the concepts of computer control and the suitable computer hardware requirements for real-time applications.
- Describe the operating system concepts and techniques required for real time systems.
- Develop the software algorithms using suitable languages to meet Real time applications.
- Apply suitable methodologies to design and develop Real-Time Systems.

**Text Book:**

Real-Time Computer Control, by Stuart Bennet, 2nd Edn. Pearson Education. 2008.

**Reference Books:**

1. C.M. Krishna, Kang G. Shin, "Real -Time Systems", McGraw -Hill International Editions, 1997.
2. Real-Time Systems Design and Analysis, Phillip. A. Laplante, second edition, PHI, 2005.
3. Embedded Systems, Raj Kamal, Tata McGraw Hill, India, third edition, 2005.

**SATELLITE COMMUNICATION**  
**SEMESTER – VII (EC/TC)**

**[As per Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC732</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (8 Hours / Module)</b>	<b>Exam Hours</b>	<b>03</b>

**CREDITS – 03**

**Course Objectives:** This course will enable students to

- Understand the basic principle of satellite orbits and trajectories.
- Study of electronic systems associated with a satellite and the earth station.
- Understand the various technologies associated with the satellite communication.
- Focus on a communication satellite and the national satellite system.
- Study of satellite applications focusing various domains services such as remote sensing, weather forecasting and navigation.

<b>Module-1</b>	<b>RBT Level</b>
<b>Satellite Orbits and Trajectories:</b> Definition, Basic Principles, Orbital parameters, Injection velocity and satellite trajectory, Types of Satellite orbits, Orbital perturbations, Satellite stabilization, Orbital effects on satellite's performance, Eclipses, Look angles: Azimuth angle, Elevation angle.	<b>L1, L2</b>
<b>Module-2</b>	
<b>Satellite subsystem:</b> Power supply subsystem, Attitude and Orbit control, Tracking, Telemetry and command subsystem, Payload. <b>Earth Station:</b> Types of earth station, Architecture, Design considerations, Testing, Earth station Hardware, Satellite tracking.	<b>L1, L2</b>
<b>Module-3</b>	
<b>Multiple Access Techniques:</b> Introduction, FDMA (No derivation), SCPC Systems, MCPC Systems, TDMA, CDMA, SDMA. <b>Satellite Link Design Fundamentals:</b> Transmission Equation, Satellite Link Parameters, Propagation considerations	<b>L1,L2, L3</b>
<b>Module-4</b>	
<b>Communication Satellites:</b> Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Terrestrial Networks, Satellite Telephony, Satellite Television, Satellite radio, Regional satellite Systems, National Satellite Systems.	<b>L1, L2</b>
<b>Module-5</b>	
<b>Remote Sensing Satellites:</b> Classification of remote sensing systems, orbits, Payloads, Types of images: Image Classification, Interpretation, Applications. <b>Weather Forecasting Satellites:</b> Fundamentals, Images, Orbits, Payloads, Applications. <b>Navigation Satellites:</b> Development of Satellite Navigation Systems, GPS system, Applications.	<b>L1,L2, L3</b>



**Course Outcomes:** At the end of the course, the students will be able to:

- Describe the satellite orbits and its trajectories with the definitions of parameters associated with it.
- Describe the electronic hardware systems associated with the satellite subsystem and earth station.
- Describe the various applications of satellite with the focus on national satellite system.
- Compute the satellite link parameters under various propagation conditions with the illustration of multiple access techniques.

**Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

**Text Book:**

Anil K. Maini, Varsha Agrawal, Satellite Communications, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.

**Reference Books :**

1. Dennis Roddy, Satellite Communications, 4<sup>th</sup> Edition, McGraw- Hill International edition, 2006
2. Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2<sup>nd</sup> Edition, Wiley India Pvt. Ltd , 2017, ISBN: 978-81-265-0833-4

**DIGITAL IMAGE PROCESSING**  
**SEMESTER – VII (EC/TC)**

**[As per Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC733</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours per Module)</b>	<b>Exam Hours</b>	<b>03</b>

**CREDITS – 03**

**Course Objectives:** This course will enable students to

- Understand the fundamentals of digital image processing.
- Understand the image transforms used in digital image processing.
- Understand the image enhancement techniques used in digital image processing.
- Understand the image restoration techniques and methods used in digital image processing.
- Understand the Morphological Operations used in digital image processing.

**Module 1**

**RBT Level**

Digital Image Fundamentals: What is Digital Image Processing?, Origins of Digital Image Processing, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition  
**(Text: Chapter 1 and Chapter 2: Sections 2.1 to 2.2, 2.6.2)**

**L1,L2**

**Module -2**

Image Enhancement in the Spatial Domain: Image Sampling and Quantization, Some Basic Relationships Between Pixels, Linear and Nonlinear Operations. Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters  
**(Text: Chapter 2: Sections 2.3 to 2.6.2 , Chapter 3: Sections 3.2 to 3.6)**

**L1,L2**

**Module -3**

Frequency Domain: Preliminary Concepts, The Discrete Fourier Transform (DFT) of Two Variables, Properties of the 2-D DFT, Filtering in the Frequency Domain, Image Smoothing and Image Sharpening Using Frequency Domain Filters, Selective Filtering.  
**(Text: Chapter 4: Sections 4.2, 4.5 to 4.10)**

**L1,L2**

**Module -4**

<p>Restoration: Noise models, Restoration in the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Linear, Position- Invariant degradations, Estimating the Degradation Function, Inverse Filtering, Minimum Mean Square Error (Wiener) Filtering, Constrained Least Squares Filtering.</p> <p><b>(Text: Chapter 5: Sections 5.2, to 5.9)</b></p>	<b>L1,L2</b>
<b>Module -5</b>	
<p>Morphological Image Processing: Preliminaries, Erosion and Dilation, Opening and Closing.</p> <p>Color Image Processing: Color Fundamentals, Color Models, Pseudocolor Image Processing.</p> <p><b>(Text: Chapter 6: Sections 6.1 to 6.3 Chapter 9: Sections 9.1 to 9.3)</b></p>	<b>L1,L2</b>
<p><b>Course Outcomes:</b> At the end of the course, students should be able to:</p> <ul style="list-style-type: none"> <li>• Understand image formation and the role human visual system plays in perception of gray and color image data.</li> <li>• Apply image processing techniques in both the spatial and frequency (Fourier) domains.</li> <li>• Design and evaluate image analysis techniques</li> <li>• Conduct independent study and analysis of Image Enhancement and restoration techniques.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	
<p><b>Text Book:</b>  Digital Image Processing- Rafael C Gonzalez and Richard E. Woods, PHI 3rd Edition 2010.</p> <p><b>Reference Books:</b></p> <ol style="list-style-type: none"> <li>1. Digital Image Processing- S.Jayaraman, S.Esakkirajan, T.Veerakumar, Tata McGraw Hill 2014.</li> <li>2. Fundamentals of Digital Image Processing-A. K. Jain, Pearson 2004.</li> <li>3. Image Processing analysis and Machine vision with MindTap by Milan Sonka and Roger Boile, Cengage Publications, 2018.</li> </ol>	

**DATA STRUCTURES USING C++**  
**B.E., VII Semester (EC/TC)**

**[Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC734</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>3</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (8 Hours /Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS - 03</b>			
<p><b>Course objectives:</b> This course will enable students to</p> <ul style="list-style-type: none"> <li>• Explain fundamentals of data structures and their applications essential for programming/problem solving</li> <li>• Analyze Linear Data Structures: Stack, Queues, Lists</li> <li>• Analyze Non Linear Data Structures: Trees</li> <li>• Assess appropriate data structure during program development/Problem Solving</li> </ul>			
<b>Module -1</b>			<b>RBT Level</b>
<p><b>INTRODUCTION:</b> Functions and parameters, Dynamic memory allocation, Recursion.  <b>LINEAR LISTS:</b> Data objects and structures, Linear list data structures, Array Representation, Vector Representation, Singly Linked lists and chains.</p>			<b>L1, L2</b>
<b>Module -2</b>			
<p><b>ARRAYS AND MATRICES:</b> Arrays, Matrices, Special matrices, Sparse matrices.  <b>STACKS:</b> The abstract data types, Array Representation, Linked Representation, and Applications-Paranthesis Matching &amp; Towers of Hanoi.</p>			<b>L1, L2</b>
<b>Module -3</b>			
<p><b>QUEUES:</b> The abstract data types, Array Representation, Linked Representation, Applications-Railroad car arrangement.  <b>HASHING:</b> Dictionaries, Linear representation, Hash table representation.</p>			<b>L1, L2, L3</b>
<b>Module -4</b>			
<p><b>BINARY AND OTHER TREES:</b> Trees, Binary trees, Properties and representation of binary trees, Common binary tree operations, Binary tree traversal the ADT binary tree, ADT binary tree and the class linked binary tree.</p>			<b>L1,L2 ,L3</b>
<b>Module -5</b>			
<p><b>Priority Queues:</b> Linear lists, Heaps, Applications-Heap Sorting.  <b>Search Trees:</b> Binary search trees operations and implementation, Binary Search trees with duplicates.</p>			<b>L1, L2,L3</b>

**Course outcomes:** After studying this course, students will be able to:

- Acquire knowledge of Dynamic memory allocation, Various types of data structures, operations and algorithms and Sparse matrices and Hashing
- Understand non Linear data structures trees and their applications
- Design appropriate data structures for solving computing problems
- Analyze the operations of Linear Data structures: Stack, Queue and Linked List and their applications

**Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

**Text Book:**

**Data structures, Algorithms, and applications in C++**, Sartaj Sahni, Universities Press, 2<sup>nd</sup> Edition, 2005.

**Reference Books:**

1. **Data structures, Algorithms, and applications in C++**, Sartaj Sahni, Mc. Graw Hill, 2000.
2. **Object Oriented Programming with C++**, E.Balaguruswamy, TMH, 6th Edition, 2013.
3. **Programming in C++**, E.Balaguruswamy. TMH, 4th, 2010.

**DSP ALGORITHMS and ARCHITECTURE**  
**VII Semester (EC)**

**[As per Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC735</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>Exam Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours per Module)</b>	<b>Exam Hours</b>	<b>03</b>

**CREDITS – 03**

**Course Objectives:** This course will enable students to:

- Figure out the knowledge and concepts of digital signal processing techniques.
- Understand the computational building blocks of DSP processors and its speed issues.
- Understand the various addressing modes, peripherals, interrupts and pipelining structure of TMS320C54xx processor.
- Learn how to interface the external devices to TMS320C54xx processor in various modes.
- Understand basic DSP algorithms with their implementation.

**Module -1**

**RBT Level**

**Introduction to Digital Signal Processing:**

Introduction, A Digital Signal – Processing System, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation.

**L1, L2**

**Computational Accuracy in DSP Implementations:**

Number Formats for Signals and Coefficients in DSP Systems, Dynamic Range and Precision, Sources of Error in DSP Implementation.

**Module -2**

**Architectures for Programmable Digital Signal – Processing Devices:**

Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing.

**L1, L2**

**Module -3**

**Programmable Digital Signal Processors:**

Introduction, Commercial Digital Signal-processing Devices, Data Addressing Modes of TMS320C54XX, Memory Space of TMS320C54xx Processors, Program Control. Detail Study of TMS320C54X & 54xx Instructions and Programming, On – Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54xx Processor.

**L1, L2**

**Module -4**

<p><b>Implementation of Basic DSP Algorithms:</b> Introduction, The Q – notation, FIR Filters, IIR Filters, Interpolation and Decimation Filters (one example in each case).</p> <p><b>Implementation of FFT Algorithms:</b> Introduction, An FFT Algorithm for DFT Computation, Overflow and Scaling, Bit – Reversed Index. Generation &amp; Implementation on the TMS320C54xx.</p>	<b>L1, L2</b>
<b>Module -5</b>	
<p><b>Interfacing Memory and Parallel I/O Peripherals to Programmable DSP Devices:</b> Introduction, Memory Space Organization, External Bus Interfacing Signals. Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and I/O Direct Memory Access (DMA).</p> <p><b>Interfacing and Applications of DSP Processors:</b> Introduction, Synchronous Serial Interface, A CODEC Interface Circuit, DSP Based Bio-telemetry Receiver, A Speech Processing System, An Image Processing System.</p>	<b>L1, L2</b>
<p><b>Course Outcomes:</b> At the end of this course, students would be able to</p> <ul style="list-style-type: none"> <li>• Comprehend the knowledge and concepts of digital signal processing techniques.</li> <li>• Apply the knowledge of DSP computational building blocks to achieve speed in DSP architecture or processor.</li> <li>• Apply knowledge of various types of addressing modes, interrupts, peripherals and pipelining structure of TMS320C54xx processor.</li> <li>• Develop basic DSP algorithms using DSP processors.</li> <li>• Discuss about synchronous serial interface and multichannel buffered serial port (McBSP) of DSP device.</li> <li>• Demonstrate the programming of CODEC interfacing.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	
<p><b>Text Book:</b> “Digital Signal Processing”, Avatar Singh and S. Srinivasan, Thomson Learning, 2004.</p>	
<p><b>Reference Books:</b></p> <ol style="list-style-type: none"> <li>1. “Digital Signal Processing: A practical approach”, Ifeachor E. C., Jervis B. W Pearson-Education, PHI, 2002.</li> <li>2. “Digital Signal Processors”, B Venkataramani and M Bhaskar, TMH, 2nd, 2010</li> <li>3. “Architectures for Digital Signal Processing”, Peter Pirsch John Wiley, 2008</li> </ol>	

### Professional Electives – 3

#### IoT & WIRELESS SENSOR NETWORKS

**B.E., VII Semester (EC/TC)**

**[As per Choice Based Credit System (CBCS) Scheme]**

<b>Course Code</b>	<b>18EC741</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (8 Hours / Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 03</b>			
<p><b>Course Objectives:</b> This course will enable students to:</p> <ul style="list-style-type: none"> <li>• Describe the OSI Model for IoT/M2M Systems.</li> <li>• Understand the architecture and design principles for device supporting IoT.</li> <li>• Develop competence in programming for IoT Applications.</li> <li>• Identify the uplink and downlink communication protocols which best suits the specific application of IOT / WSNs.</li> </ul>			
<b>Module-1</b>			<b>RBT Levels</b>
<p><b>Overview of Internet of Things:</b> IoT Conceptual Framework, IoT Architectural View, Technology Behind IoT, Sources of IoT, M2M communication, Examples of IoT. Modified OSI Model for the IoT/M2M Systems, data enrichment, data consolidation and device management at IoT/M2M Gateway, web communication protocols used by connected IoT/M2M devices, Message communication protocols (CoAP-SMS, CoAP-MQ, MQTT, XMPP) for IoT/M2M devices. – Refer Chapter 1, 2 and 3 of Text 1.</p>			<b>L1, L2</b>
<b>Module-2</b>			
<p><b>Architecture and Design Principles for IoT:</b> Internet connectivity, Internet-based communication, IPv4, IPv6, 6LoWPAN protocol, IP Addressing in the IoT, Application layer protocols: HTTP, HTTPS, FTP, TELNET and ports.</p> <p><b>Data Collection, Storage and Computing using a Cloud Platform:</b> Introduction, Cloud computing paradigm for data collection, storage and computing, Cloud service models, IoT Cloud-based data collection, storage and computing services using Nimbits. – Refer Chapter 4 and 6 of Text 1.</p>			<b>L1, L2</b>
<b>Module-3</b>			
<p><b>Prototyping and Designing Software for IoT Applications:</b> Introduction, Prototyping Embedded device software, Programming Embedded Device Arduino Platform using IDE, Reading data from sensors and devices, Devices, Gateways, Internet and Web/Cloud services software development.</p> <p>Programming MQTT clients and MQTT server. Introduction to IoT privacy and security. Vulnerabilities, security requirements and threat analysis, IoT Security Tomography and layered attacker model. – Refer Chapter 9 and 10 of Text 1.</p>			<b>L1, L2, L3</b>



<b>Module-4</b>	
<p><b>Overview of Wireless Sensor Networks:</b> Challenges for Wireless Sensor Networks, Enabling Technologies for Wireless Sensor Networks.</p> <p><b>Architectures:</b> Single-Node Architecture - Hardware Components, Energy Consumption of Sensor Nodes, Operating Systems and Execution Environments, Network Architecture-Sensor Network Scenarios, Optimization Goals and Figures of Merit, Design principles for WSNs, Service interfaces of WSNs Gateway Concepts. - Refer Chapter 1, 2, 3 of Text 2.</p>	<b>L1, L2, L3</b>
<b>Module-5</b>	
<p><b>Communication Protocols:</b> Physical Layer and Transceiver Design Considerations, MAC Protocols for Wireless Sensor Networks, Low Duty Cycle Protocols And Wakeup Concepts - S-MAC , The Mediation Device Protocol, Wakeup Radio Concepts, Contention based protocols(CSMA,PAMAS), Schedule based protocols (LEACH, SMACS, TRAMA) Address and Name Management in WSNs, Assignment of MAC Addresses, Routing Protocols- Energy-Efficient Routing, Geographic Routing, Hierarchical networks by clustering. - Refer Chapter 4, 5, 7 and 11 of Text 2.</p>	<b>L1, L2, L3</b>
<p><b>Course Outcomes:</b> At the end of the course, students will be able to:</p> <ul style="list-style-type: none"> <li>• Understand choice and application of IoT &amp; M2M communication protocols.</li> <li>• Describe Cloud computing and design principles of IoT.</li> <li>• Awareness of MQTT clients, MQTT server and its programming.</li> <li>• Develop an architecture and its communication protocols of of WSNs.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	
<p><b>Text Books:</b></p> <ol style="list-style-type: none"> <li>1. Raj Kamal, "Internet of Things-Architecture and design principles", McGraw Hill Education.</li> <li>2. Holger Karl &amp; Andreas Willig, "Protocols And Architectures for Wireless Sensor Networks", John Wiley, 2005.</li> </ol>	
<p><b>Reference Books:</b></p> <ol style="list-style-type: none"> <li>1. Feng Zhao &amp; Leonidas J. Guibas, "Wireless Sensor Networks- An Information Processing Approach", Elsevier, 2007.</li> <li>2. Kazem Sohraby, Daniel Minoli, &amp; Taieb Znati, "Wireless Sensor Networks- Technology, Protocols, And Applications", John Wiley, 2007.</li> <li>3. Anna Hac, "Wireless Sensor Network Designs", John Wiley, 2003.</li> </ol>	

**AUTOMOTIVE ELECTRONICS**  
**B.E., VII Semester (EC/TC)**

**[Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC742</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>3</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (8 Hours /Module)</b>	<b>Exam Hours</b>	<b>03</b>

**CREDITS – 03**

**Course objectives:** This course will enable students to:

- Understand the basics of automobile dynamics and design electronics to complement those features.
- Design and implement the electronics that attribute the reliability, safety, and smartness to the automobiles, providing add-on comforts.

<b>Module -1</b>	<b>RBT Level</b>
------------------	------------------

**Automotive Fundamentals Overview** – Evolution of Automotive Electronics, Automobile Physical Configuration, Survey of Major Automotive Systems, The Engine – Engine Block, Cylinder Head, Four Stroke Cycle, Engine Control, Ignition System - Spark plug, High voltage circuit and distribution, Spark pulse generation, Ignition Timing, Diesel Engine, Drive Train - Transmission, Drive Shaft, Differential, Suspension, Brakes, Steering System (Text 1: Chapter1), Starter Battery –Operating principle: **(Text 2: Pg. 407-410)**

**The Basics of Electronic Engine Control** – Motivation for Electronic Engine Control – Exhaust Emissions, Fuel Economy, Concept of an Electronic Engine control system, Definition of General terms, Definition of Engine performance terms, Engine mapping, Effect of Air/Fuel ratio, spark timing and EGR on performance, Control Strategy, Electronic Fuel control system, Analysis of intake manifold pressure, Electronic Ignition. **(Text 1: Chapter 5)**

**L1, L2**

**Module -2**

**Automotive Sensors** – Automotive Control System applications of Sensors and Actuators – Variables to be measured, Airflow rate sensor, Strain Gauge MAP sensor, Engine Crankshaft Angular Position Sensor, Magnetic Reluctance Position Sensor, Hall effect Position Sensor, Shielded Field Sensor, Optical Crankshaft Position Sensor, Throttle Angle Sensor (TAS), Engine Coolant Temperature (ECT) Sensor, Exhaust Gas Oxygen (O<sub>2</sub>/EGO) Lambda Sensors, Piezoelectric Knock Sensor. **(Text 1: Chapter 6)**

**Automotive Engine Control Actuators** – Solenoid, Fuel Injector, EGR Actuator, Ignition System **(Text 1: Chapter 6)**

**L1, L2**

**Module -3**

**Digital Engine Control Systems** – Digital Engine control features, Control modes for fuel Control (Seven Modes), EGR Control, Electronic

**L1, L2**

<p>Ignition Control - Closed loop Ignition timing, Spark Advance Correction Scheme, Integrated Engine Control System - Secondary Air Management, Evaporative Emissions Canister Purge, Automatic System Adjustment, System Diagnostics. <b>(Text 1: Chapter 7)</b></p> <p><b>Control Units</b> - Operating conditions, Design, Data processing, Programming, Digital modules in the Control unit, Control unit software. <b>(Text 2: Pg. 196-207)</b></p>	
<b>Module -4</b>	
<p><b>Automotive Networking</b> –Bus Systems – Classification, Applications in the vehicle, Coupling of networks, Examples of networked vehicles</p> <p><b>(Text 2: Pg. 85-91),</b></p> <p>Buses - CAN Bus, LIN Bus, MOST Bus, Bluetooth, Flex Ray, Diagnostic Interfaces. <b>(Text 2: Pg. 92-151)</b></p> <p><b>Vehicle Motion Control</b> – Typical Cruise Control System, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Digital Cruise Control configuration, Cruise Control Electronics (Digital only), Antilock Brake System (ABS) <b>(Text 1: Chapter 8)</b></p>	<b>L1,L2</b>
<b>Module -5</b>	
<p><b>Automotive Diagnostics</b>–Timing Light, Engine Analyzer, On-board diagnostics, Off-board diagnostics, Expert Systems, Occupant Protection Systems – Accelerometer based Air Bag systems. <b>(Text 1: Chapter 10)</b></p> <p><b>Future Automotive Electronic Systems</b> – Alternative Fuel Engines, Electric and Hybrid vehicles, Fuel cell powered cars, Collision Avoidance Radar warning Systems, Low tire pressure warning system, Heads Up display, Speech Synthesis, Navigation – Navigation Sensors - Radio Navigation, Signpost navigation, dead reckoning navigation, Voice Recognition Cell Phone dialing, Advanced Cruise Control, Stability Augmentation, Automatic driving Control <b>(Text 1: Chapter 11)</b></p>	<b>L1, L2,L3</b>
<p><b>Course Outcomes:</b> At the end of the course, students will be able to:</p> <ul style="list-style-type: none"> <li>• Acquire an overview of automotive components, subsystems, and basics of Electronic Engine Control in today’s automotive industry.</li> <li>• Use available automotive sensors and actuators while interfacing with microcontrollers / microprocessors during automotive system design.</li> <li>• Understand the networking of various modules in automotive systems, communication protocols and diagnostics of the sub systems.</li> <li>• Design and implement the electronics that attribute the reliability, safety, and smartness to the automobiles, providing add-on comforts and get fair idea on future Automotive Electronic Systems.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	

**Text Books:**

1. William B. Ribbens, "Understanding Automotive Electronics", 6th Edition, Elsevier Publishing.
2. Robert Bosch GmbH (Ed.) Bosch Automotive Electrics and Automotive Electronics Systems and Components, Networking and Hybrid Drive, 5th edition, John Wiley & Sons Inc., 2007.

**MULTIMEDIA COMMUNICATION**  
**VII Semester (EC/TC)**

[As per Choice Based Credit System (CBCS) scheme]

<b>Course Code</b>	<b>18EC743</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>Exam Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours per Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS - 03</b>			
<b>Course Objectives:</b> This course will enable students to:			
<ul style="list-style-type: none"> <li>• Understand the importance of multimedia in today's online and offline information sources and repositories.</li> <li>• Understand the how Text, Audio, Image and Video information can be represented digitally in a computer so that it can be processed, transmitted and stored efficiently.</li> <li>• Understand the Multimedia Transport in Wireless Networks</li> <li>• Understand the Real-time multimedia network applications.</li> <li>• Understand the Different network layer based application.</li> </ul>			
<b>Module -1</b>			<b>RBT Level</b>
<b>Multimedia Communications:</b> Introduction, Multimedia information representation, multimedia networks, multimedia applications, Application and networking terminology. <b>(Chapter 1 of Text 1)</b>			<b>L1,L2</b>
<b>Module -2</b>			
<b>Information Representation:</b> Introduction, Digitization principles, Text, Images, Audio and Video. <b>(Chapter 2 of Text 1)</b>			<b>L1,L2</b>
<b>Module -3</b>			
<b>Text and Image Compression:</b> Introduction, Compression principles, text compression, image Compression. <b>(Chapter 3 of Text 1)</b>			<b>L1,L2</b>
<b>Distributed Multimedia Systems:</b> Introduction, main Features of a DMS, Resource management of DMS, Networking, Multimedia Operating Systems. <b>(Chapter 4 - Sections 4.1 to 4.5 of Text 2)</b>			
<b>Module -4</b>			
<b>Audio and video compression:</b> Introduction, Audio compression, video compression, video compression principles, video compression. <b>(Chapter 4 of Text 1)</b>			<b>L1,L2</b>
<b>Module -5</b>			

<p><b>Multimedia Information Networks:</b> Introduction, LANs, Ethernet, Token ring, Bridges, FDDI High-speed LANs, LAN protocol (<b>Chap. 8 of Text 1</b>).</p> <p><b>The Internet:</b> Introduction, IP Datagrams, Fragmentation, IP Address, ARP and RARP, QoS Support, IPv8. (<b>Chap. 9 of Text 1</b>)</p>	<b>L1,L2</b>
<p><b>Course Outcomes:</b> After studying this course, students will be able to:</p> <ul style="list-style-type: none"> <li>• Understand basics of different multimedia networks and applications.</li> <li>• Understand different compression techniques to compress audio and video.</li> <li>• Describe multimedia Communication across Networks.</li> <li>• Analyse different media types to represent them in digital form.</li> <li>• Compress different types of text and images using different compression techniques.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	
<p><b>Text Book:</b></p> <ol style="list-style-type: none"> <li>1. Multimedia Communications- Fred Halsall, Pearson Education, 2001, ISBN - 9788131709948.</li> <li>2. Multimedia Communication Systems- K. R. Rao, Zoran S. Bojkovic, Dragorad A. Milovanovic, Pearson Education, 2004. ISBN -9788120321458.</li> </ol> <p><b>Reference Book:</b></p> <p>Multimedia: Computing, Communications and Applications- Raifsteinmetz, Klara Nahrstedt, Pearson Education, 2002. ISBN -978817758</p>	

**CRYPTOGRAPHY**  
**VII Semester (EC/TC)**

[As per Choice Based Credit System (CBCS) scheme]

<b>Course Code</b>	<b>18EC744</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>Exam Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours per Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 03</b>			
<p><b>Course Objectives:</b> This course will enable students to:</p> <ul style="list-style-type: none"> <li>• Understand the basics of symmetric key and public key cryptography.</li> <li>• Explain classical cryptography algorithms.</li> <li>• Acquire knowledge of mathematical concepts required for cryptography.</li> <li>• Describe pseudo random sequence generation technique.</li> <li>• Explain symmetric and asymmetric cryptography algorithms.</li> </ul>			
<b>Module -1</b>			<b>RBT Level</b>
<p><b>Classical Encryption Techniques:</b> Symmetric cipher model, Substitution techniques, Transposition techniques <b>(Text 1: Chapter 1)</b></p> <p><b>Basic Concepts of Number Theory and Finite Fields:</b> Euclidean algorithm, Modular arithmetic <b>(Text 1: Chapter 3)</b></p>			<b>L1,L2</b>
<b>Module -2</b>			
<p><b>SYMMETRIC CIPHERS:</b> Traditional Block Cipher structure, Data encryption standard (DES), The AES Cipher. <b>(Text 1: Chapter 2: Section 1, 2, Chapter 4: Section 2, 3, 4)</b></p>			<b>L1,L2</b>
<b>Module -3</b>			
<p><b>Basic Concepts of Number Theory and Finite Fields:</b> Groups, Rings and Fields, Finite fields of the form <math>GF(p)</math>, Prime Numbers, Fermat's and Euler's theorem, discrete logarithm. <b>(Text 1: Chapter 3 and Chapter 7: Section 1, 2, 5)</b></p>			<b>L1,L2</b>
<b>Module -4</b>			
<p><b>ASYMMETRIC CIPHERS:</b> Principles of Public-Key Cryptosystems, The RSA algorithm, Diffie - Hellman Key Exchange, Elliptic Curve Arithmetic, Elliptic Curve Cryptography <b>(Text 1: Chapter 8, Chapter 9: Section 1, 3, 4)</b></p>			<b>L1,L2,L3</b>
<b>Module -5</b>			
<p><b>Pseudo-Random-Sequence Generators and Stream Ciphers:</b> Linear Congruential Generators, Linear Feedback Shift Registers, Design and analysis of stream ciphers, Stream ciphers using LFSRs, A5, Hughes XPD/KPD, Nanoteq, Rambutan, Additive generators, Gifford, Algorithm M, PKZIP <b>(Text 2: Chapter 16)</b></p>			<b>L1,L2,L3</b>

**Course Outcomes:** After studying this course, students will be able to:

- Explain basic cryptographic algorithms to encrypt and decrypt the data.
- Use symmetric and asymmetric cryptography algorithms to encrypt and decrypt the information.
- Apply concepts of modern algebra in cryptography algorithms.
- Apply pseudo random sequence in stream cipher algorithms.

**Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

**Text Books:**

1. William Stallings , “Cryptography and Network Security Principles and Practice”, Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3
2. Bruce Schneier, “Applied Cryptography Protocols, Algorithms, and Source code in C”, Wiley Publications, 2nd Edition, ISBN: 9971-51-348-X.

**Reference Books:**

1. Cryptography and Network Security, Behrouz A. Forouzan, TMH, 2007.
2. Cryptography and Network Security, Atul Kahate, TMH, 2003.



**MACHINE LEARNING**  
**VII Semester (EC/TC)**

**[As per Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC745</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>Exam Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours per Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 03</b>			
<p><b>Course Objectives:</b> This course will enable students to:</p> <ul style="list-style-type: none"> <li>• Acquire some concepts and techniques that are core to Machine Learning.</li> <li>• Understand learning and decision trees.</li> <li>• Acquire knowledge of neural networks, Bayesian techniques and instant based learning.</li> <li>• Understand analytical learning and reinforced learning.</li> </ul>			
<b>Module -1</b>			<b>RBT Level</b>
<p><b>Learning:</b> Designing Learning systems, Perspectives and Issues, Concept Learning, Version Spaces and Candidate Elimination Algorithm, Inductive bias.</p>			<b>L1,L2</b>
<b>Module -2</b>			
<p><b>Decision Tree and ANN:</b> Decision Tree Representation, Hypothesis Space Search, Inductive bias in decision tree, issues in Decision tree. Neural Network Representation, Perceptrons, Multilayer Networks and Back Propagation Algorithms.</p>			<b>L1,L2</b>
<b>Module -3</b>			
<p><b>Bayesian and Computational Learning:</b> Bayes Theorem, Bayes Theorem Concept Learning, Maximum Likelihood, Minimum Description Length Principle, Bayes Optimal Classifier, Gibbs Algorithm, Naïve Bayes Classifier.</p>			<b>L1,L2</b>
<b>Module -4</b>			
<p><b>Instant Based Learning and Learning set of rules:</b> K- Nearest Neighbour Learning, Locally Weighted Regression, Radial Basis Functions, Case-Based Reasoning.</p> <p>Sequential Covering Algorithms, Learning Rule Sets, Learning First Order Rules, Learning Sets of First Order Rules.</p>			<b>L1,L2</b>
<b>Module -5</b>			
<p><b>Analytical Learning and Reinforced Learning:</b> Perfect Domain Theories, Explanation Based Learning, Inductive-Analytical Approaches, FOCL Algorithm, Reinforcement Learning.</p>			<b>L1,L2</b>

**Course outcomes:** At the end of the course, students should be able to:

- Understand the core concepts of Machine learning.
- Appreciate the underlying mathematical relationships within and across Machine Learning algorithms.
- Explain paradigms of supervised and un-supervised learning.
- Recognize a real world problem and apply the learned techniques of Machine Learning to solve the problem.

**Question paper pattern:**

- Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.
- Each full question can have a maximum of 4 sub questions.
- There will be 2 full questions from each module covering all the topics of the module.
- Students will have to answer 5 full questions, selecting one full question from each module.
- The total marks will be proportionally reduced to 60 marks as SEE marks is 60.

**Text Book:**

**Machine Learning**-Tom M. Mitchell, McGraw-Hill Education, (Indian Edition), 2013.

**Reference Books:**

1. **Introduction to Machine Learning**- Ethem Alpaydin, 2nd Ed., PHI Learning Pvt. Ltd., 2013.
2. **The Elements of Statistical Learning**-T. Hastie, R. Tibshirani, J. H. Friedman, Springer; 1st edition, 2001.

**COMPUTER NETWORKS LAB**

**SEMESTER – VII (EC)**  
**[As per Choice Based Credit System (CBCS) Scheme]**

<b>Course Code</b>	<b>18ECL76</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>02 Hr Tutorial (Instructions) + 02 Hours Laboratory</b>	<b>SEE Marks</b>	<b>60</b>
<b>RBT Levels</b>	<b>L1, L2, L3</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 02</b>			

**Course objectives:** This course will enable students to:

- Choose suitable tools to model a network and understand the protocols at various OSI reference levels.
- Design a suitable network and simulate using a Network simulator tool.
- Simulate the networking concepts and protocols using C/C++ programming.
- Model the networks for different configurations and analyze the results.

**Laboratory Experiments**

**PART-A: Simulation experiments using NS2/ NS3/ OPNET/ NCTUNS/ NetSim/QualNet or any other equivalent tool**

1. Implement a point to point network with four nodes and duplex links between them. Analyze the network performance by setting the queue size and varying the bandwidth.
2. Implement a four node point to point network with links n0-n2, n1-n2 and n2-n3. Apply TCP agent between n0-n3 and UDP between n1-n3. Apply relevant applications over TCP and UDP agents changing the parameter and determine the number of packets sent by TCP/UDP.
3. Implement Ethernet LAN using n (6-10) nodes. Compare the throughput by changing the error rate and data rate.
4. Implement Ethernet LAN using n nodes and assign multiple traffic to the nodes and obtain congestion window for different sources/ destinations.
5. Implement ESS with transmission nodes in Wireless LAN and obtain the performance parameters.

**PART-B: Implement the following in C/C++**

1. Write a program for a HDLC frame to perform the following.
  - i) Bit stuffing
  - ii) Character stuffing.
2. Write a program for distance vector algorithm to find suitable path for

3. Implement Dijkstra's algorithm to compute the shortest routing path.
4. For the given data, use CRC-CCITT polynomial to obtain CRC code. Verify the program for the cases
  - a. Without error
  - b. With error
5. Implementation of Stop and Wait Protocol and Sliding Window Protocol
6. Write a program for congestion control using leaky bucket algorithm.

**Course outcomes:** On the completion of this laboratory course, the students will be able to:

- Use the network simulator for learning and practice of networking algorithms.
- Illustrate the operations of network protocols and algorithms using C programming.
- Simulate the network with different configurations to measure the performance parameters.
- Implement the data link and routing protocols using C programming.

**Conduct of Practical Examination:**

- All laboratory experiments are to be included for practical examination.
- For examination one question from software and one question from hardware or only one hardware experiments based on the complexity to be set.
- Students are allowed to pick one experiment from the lot.
- Strictly follow the instructions as printed on the cover page of answer script for breakup of marks.
- Change of experiment is allowed only once and Marks allotted to the procedure part to be made zero.

**VLSI LAB**  
**B.E., VII Semester EC**

**[As per Choice Based Credit System (CBCS) Scheme]**

<b>Course Code</b>	<b>18ECL77</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>02 Hr Tutorial (Instructions) + 02 Hours Laboratory</b>	<b>SEE Marks</b>	<b>60</b>
<b>RBT Levels</b>	<b>L1, L2, L3</b>	<b>Exam Hours</b>	<b>03</b>

**CREDITS - 02**

**Course objectives:** This course will enable students to:

- Design, model, simulate and verify CMOS digital circuits
- Design layouts and perform physical verification of CMOS digital circuits
- Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level net list
- Perform RTL-GDSII flow and understand the stages in ASIC design

**Experiments can be conducted using any of the following or equivalent design tools: Cadence/Synopsis/Mentor Graphics/Microwind**

**Laboratory Experiments**

**Part - A**

**Analog Design**

**Use any VLSI design tools to carry out the experiments, use library files and technology files below 180 nm.**

1. a) Capture the schematic of CMOS inverter with load capacitance of 0.1pF and set the widths of inverter with  $W_n = W_p$ ,  $W_n = 2W_p$ ,  $W_n = W_p/2$  and length at selected technology. Carry out the following:

- a. Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and time period of 20ns and plot the input voltage and output voltage of designed inverter?
- b. From the simulation results compute  $t_{pHL}$ ,  $t_{pLH}$  and  $t_d$  for all three geometrical settings of width?
- c. Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter?

1. b) Draw layout of inverter with  $W_p/W_n = 40/20$ , use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

2. a) Capture the schematic of 2-input CMOS NAND gate having similar delay as that of CMOS inverter computed in experiment 1. Verify the functionality of NAND gate and also find out the delay  $t_d$  for all four possible combinations of input vectors. Table the results. Increase the drive strength to 2X and 4X and tabulate the results.

2. b) Draw layout of NAND with  $W_p/W_n = 40/20$ , use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

3. a) Capture schematic of Common Source Amplifier with PMOS Current Mirror Load and find its transient response and AC response? Measures the Unity Gain Bandwidth (UGB), amplification factor by varying transistor geometries, study the impact of variation in width to UGB.

3. b) Draw layout of common source amplifier, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

4. a) Capture schematic of two-stage operational amplifier and measure the following:

a. UGB

b. dB bandwidth

c. Gain margin and phase margin with and without coupling capacitance

d. Use the op-amp in the inverting and non-inverting configuration and verify its functionality

e. Study the UGB, 3dB bandwidth, gain and power requirement in op-amp by varying the stage wise transistor geometries and record the observations.

4. b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in 180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained in 4.a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.

### **Part - B**

#### **Digital Design**

**Carry out the experiments using semicustom design flow or ASIC design flow, use technology library 180/90/45nm and below**

**Note: The experiments can also be carried out using FPGA design flow, it is required to set appropriate constraints in FPGA advanced synthesis options**

1. Write verilog code for 4-bit up/down asynchronous reset counter and carry out the following:

a. Verify the functionality using test bench

b. Synthesize the design by setting area and timing constraint. Obtain the gate level netlist, find the critical path and maximum frequency of operation. Record the area requirement in terms of number of cells required and properties of each cell in terms of driving strength, power and area requirement.

c. Perform the above for 32-bit up/down counter and identify the critical path,

delay of critical path, and maximum frequency of operation, total number of cells required and total area.

2. Write verilog code for 4-bit adder and verify its functionality using test bench. Synthesize the design by setting proper constraints and obtain the net list. From the report generated identify critical path, maximum delay, total number of cells, power requirement and total area required. Change the constraints and obtain optimum synthesis results.

3. Write verilog code for UART and carry out the following:

- a. Perform functional verification using test bench
- b. Synthesize the design targeting suitable library and by setting area and timing constraints
- c. For various constraints set, tabulate the area, power and delay for the synthesized netlist
- d. Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints

4. Write verilog code for 32-bit ALU supporting four logical and four arithmetic operations, use case statement and if statement for ALU behavioral modeling.

- a. Perform functional verification using test bench
- b. Synthesize the design targeting suitable library by setting area and timing constraints
- c. For various constraints set, tabulate the area, power and delay for the synthesized netlist
- d. Identify the critical path and set the constraints to obtain optimum gate level netlist with suitable constraints

Compare the synthesis results of ALU modeled using IF and CASE statements.

5. Write verilog code for Latch and Flip-flop, Synthesize the design and compare the synthesis report (D, SR, JK).

6. For the synthesized netlist carry out the following for any two above experiments:

- a. Floor planning (automatic), identify the placement of pads
- b. Placement and Routing, record the parameters such as no. of layers used for routing, flip method for placement of standard cells, placement of standard cells, routes of power and ground, and routing of standard cells
- c. Physical verification and record the LVS and DRC reports
- d. Perform Back annotation and verify the functionality of the design
- e. Generate GDSII and record the number of masks and its color composition

**Course outcomes:** On the completion of this laboratory course, the students will be able to:

- Design and simulate combinational and sequential digital circuits using Verilog HDL
- Understand the Synthesis process of digital circuits using EDA tool.
- Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level net list
- Design and simulate basic CMOS circuits like inverter, common source amplifier and differential amplifiers.
- Perform RTL-GDSII flow and understand the stages in ASIC design.

**OPEN ELECTIVE-B OFFERED BY EC/TC BOARD**

**COMMUNICATION THEORY**

**SEMESTER – Open Elective-B**

**[As per Choice Based Credit System (CBCS) scheme]**

<b>Course Code</b>	<b>18EC751</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>3</b>	<b>SEE Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (8 Hours/Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 03</b>			
<p><b>Course objectives:</b> This course will enable students to:</p> <ul style="list-style-type: none"> <li>• Describe essential elements of an electronic communications.</li> <li>• Understand Amplitude, Frequency &amp; Phase modulations, and Amplitude demodulation.</li> <li>• Explain the basics of sampling and quantization.</li> <li>• Understand the various digital modulation schemes.</li> <li>• The concepts of wireless communication.</li> </ul>			
<b>Module -1</b>			<b>RBT Level</b>
<p><b>Introduction to Electronic Communications:</b> Historical perspective, Electromagnetic frequency spectrum, signal and its representation, Elements of electronic communications system, primary communication resources, signal transmission concepts, Analog and digital transmission, Modulation, Concept of frequency translation, Signal radiation and propagation <b>(Text 1: 1.1 to1.10)</b></p>			<b>L1, L2</b>
<b>Module -2</b>			
<p><b>Noise:</b> Classification and source of noise <b>(TEXT1:3.1)</b></p> <p><b>Amplitude Modulation Techniques:</b> Types of analog modulation, Principle of amplitude modulation, AM power distribution, Limitations of AM, <b>(TEXT 1: 4.1, 4.2, 4.4, 4.6)</b></p> <p><b>Angle Modulation Techniques:</b> Principles of Angle modulation, Theory of FM-basic Concepts, Theory of phase modulation <b>(TEXT1: 5.1, 5.2, 5.5)</b></p> <p><b>Analog Transmission and Reception:</b> AM Radio transmitters, AM Radio Receivers <b>(TEXT 1: 6.1, 6.2)</b></p>			<b>L1, L2</b>
<b>Module -3</b>			
<p><b>Sampling Theorem and pulse Modulation Techniques:</b> Digital Versus analog Transmissions, Sampling Theorem, Classification of pulse modulation techniques, PAM, PWM, PPM, PCM, Quantization of signals <b>(TEXT 1: 7.1 to 7.8)</b></p>			<b>L1, L2</b>
<b>Module -4</b>			



<p><b>Digital Modulation Techniques:</b> Types of digital Modulation, ASK,FSK,PSK,QPSK (<b>TEXT 1: 9.1 to 9.5</b>)</p> <p><b>Source and Channel Coding:</b> Objective of source coding, source coding technique, Shannon’s source coding theorem, need of channel coding, Channel coding theorem, error control and coding (<b>TEXT 1: 11.1 to 11.3, 11.8, 11.9, 11.12</b>)</p>	<b>L1,L2</b>
<b>Module -5</b>	
<p><b>Evolution of wireless communication systems:</b> Brief History of wireless communications, Advantages of wireless communication, disadvantages of wireless communications, wireless network generations, Comparison of wireless systems, Evolution of next-generation networks, Applications of wireless communication (<b>TEXT 2: 1.1 to 1.7</b>)</p> <p><b>Principles of Cellular Communications:</b> Cellular terminology, Cell structure and Cluster, Frequency reuse concept, Cluster size and system capacity, Method of locating cochannel cells, Frequency reuse distance (<b>TEXT 2: 4.1 to 4.7</b>)</p>	<b>L1, L2</b>
<p><b>Course Outcomes:</b> At the end of the course, students will be able:</p> <ul style="list-style-type: none"> <li>• Describe operation of communication systems.</li> <li>• Understand the techniques of Amplitude and Angle modulation.</li> <li>• Understand the concept of sampling and quantization.</li> <li>• Understand the concepts of different digital modulation techniques.</li> <li>• Describe the principles of wireless communications system.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	
<p><b>Text Book:</b></p> <ol style="list-style-type: none"> <li>1. Analog and Digital Communications by T L Singal, McGraw Hill Education (India) Private Limited.</li> <li>2. Wireless Communications by T L Singal, McGraw Hill Education (India) Private Limited.</li> </ol>	
<p><b>Reference Books:</b></p> <ol style="list-style-type: none"> <li>1. Modern Digital and Analog Communication Systems B. P. Lathi, Oxford University Press., 4th ed, 2010,</li> <li>2. Communication Systems: Analog and Digital, R.P.Singh and S.Sapre: TMH 2nd edition, 2007</li> <li>3. Introduction to Wireless Telecommunications systems and Networks by Gray J Mullett, Cengage learning.</li> </ol>	

**NEURAL NETWORKS**  
**VII Semester – Open Elective-B**

[As per Choice Based Credit System (CBCS) scheme]

<b>Course Code</b>	<b>18EC752</b>	<b>CIE Marks</b>	<b>40</b>
<b>Number of Lecture Hours/Week</b>	<b>03</b>	<b>Exam Marks</b>	<b>60</b>
<b>Total Number of Lecture Hours</b>	<b>40 (08 Hours per Module)</b>	<b>Exam Hours</b>	<b>03</b>
<b>CREDITS – 03</b>			
<b>Course Objectives:</b> This course will enable students to:			
<ul style="list-style-type: none"> <li>• Understand the basics of ANN and comparison with Human brain.</li> <li>• Acquire knowledge on Generalization and function approximation of various ANN architectures.</li> <li>• Understand reinforcement learning using neural networks</li> <li>• Acquire knowledge of unsupervised learning using neural networks.</li> </ul>			
<b>Module -1</b>			<b>RBT Level</b>
<b>Introduction:</b> Biological Neuron – Artificial Neural Model -Types of activation functions – <b>Architecture:</b> Feedforward and Feedback, Convex Sets, Convex Hull and Linear Separability, Non-Linear Separable Problem. XOR Problem, Multilayer Networks. <b>Learning:</b> Learning Algorithms, Error correction and Gradient Descent Rules,			<b>L1,L2</b>
<b>Module -2</b>			
<b>Supervised Learning:</b> Perceptron learning and Non Separable sets, $\alpha$ -Least Mean Square Learning, MSE Error surface, Steepest Descent Search, $\mu$ -LMS approximate to gradient descent, Application of LMS to Noise Cancelling, Multi-layered Network Architecture, Backpropagation Learning Algorithm, Practical consideration of BP algorithm.			<b>L1,L2,L3</b>
<b>Module -3</b>			
<b>Support Vector Machines and Radial Basis Function:</b> Learning from Examples, Statistical Learning Theory, Support Vector Machines, SVM application to Image Classification, Radial Basis Function Regularization theory, Generalized RBF Networks, Learning in RBFNs, RBF application to face recognition.			
<b>Module -4</b>			
<b>Attractor Neural Networks:</b> Associative Learning Attractor Associative Memory, Linear Associative memory, Hopfield Network, application of Hopfield Network, Brain State in a Box neural Network, Simulated Annealing, Boltzmann Machine, Bidirectional Associative Memory.			<b>L1,L2,L3</b>
<b>Module -5</b>			

<p><b>Self -organization Feature Map:</b> Maximal Eigenvector Filtering, Extracting Principal Components, Generalized Learning Laws, Vector Quantization, Self -organization Feature Maps, Application of SOM, Growing Neural Gas.</p>	<p><b>L1,L2,L3</b></p>
<p><b>Course outcomes:</b> At the end of the course, students should be able to:</p> <ul style="list-style-type: none"> <li>• Understand the role of neural networks in engineering, artificial intelligence, and cognitive modelling.</li> <li>• Understand the concepts and techniques of neural networks through the study of the most important neural network models.</li> <li>• Evaluate whether neural networks are appropriate to a particular application.</li> <li>• Apply neural networks to particular application, and to know what steps to take to improve performance.</li> </ul>	
<p><b>Question paper pattern:</b></p> <ul style="list-style-type: none"> <li>• Examination will be conducted for 100 marks with question paper containing 10 full questions, each of 20 marks.</li> <li>• Each full question can have a maximum of 4 sub questions.</li> <li>• There will be 2 full questions from each module covering all the topics of the module.</li> <li>• Students will have to answer 5 full questions, selecting one full question from each module.</li> <li>• The total marks will be proportionally reduced to 60 marks as SEE marks is 60.</li> </ul>	
<p><b>Text Book:</b></p> <p style="text-align: center;"><b>Neural Networks A Classroom Approach</b> –Satish Kumar, McGraw Hill Education (India) Pvt. Ltd, Second Edition.</p>	
<p><b>Reference Books:</b></p> <ol style="list-style-type: none"> <li>1. <b>Introduction to Artificial Neural Systems</b> - J.M. Zurada, Jaico Publications 1994.</li> <li>2. <b>Artificial Neural Networks-</b> B. Yegnanarayana, PHI, New Delhi 1998.</li> </ol>	